Holger Ruckdeschel und Frank Hannig - Info zur Person

(1 - 10 von 19

)

Programm

abs.informatik.uni-freiburg.de

Frank Hannig, Holger Ruckdeschel, and Jürgen Teich. •Semi-Automatic Generation of mixed Hardware/Software Prototypes from Simulink Models

SCEAS

sceas.csd.auth.gr

Hritam Dutta, Frank Hannig, Holger Ruckdeschel, Jürgen Teich Efficient control generation for mapping nested loop programs onto processor arrays. [Citation ...

Embedded Computer Systems: Architectures, Modeling, and ...

books.google.ie

Automatic FIR Filter Generation for FPGAs Holger Ruckdeschel, Hritam Dutta, Frank Hannig, and J ̈urgen Teich Department of Computer Science 12, ...

Frank Hannig - dblp

dblp.uni-trier.de

Frank Hannig, Holger Ruckdeschel, Jürgen Teich: The PAULA Language for Designing Multi-Dimensional Dataflow-Intensive Applications.

Holger Ruckdeschel - dblpdblp.org › Persons

dblp.org

Frank Hannig , Holger Ruckdeschel, Hritam Dutta, Jürgen Teich: PARO: Synthesis of Hardware Accelerators for Multi-Dimensional Dataflow-Intensive ...

SAMOS Workshops dblp

dblp1.uni-trier.de

https://dblp.org/rec/conf/samos/RuckdeschelDHT05. Holger Ruckdeschel, Hritam Dutta, Frank Hannig, Jürgen Teich: Automatic FIR Filter Generation for FPGAs.

Automatic FIR Filter Generation for FPGAs

www12.informatik.uni-erlangen.de

Automatic FIR Filter Generation for FPGAs Holger Ruckdeschel, Hritam Dutta, Frank Hannig, and Jurgen Teich¨ Department of Computer Science 12, Hardware-Software-Co …