Theodor Vierhaus und Fault - Info zur Person

(1 - 11 von 13

)

Search the dblp DataBase - SCEAS

sceas.csd.auth.gr

Silvio Misera, Heinrich Theodor Vierhaus, Lars Breitenfeld, André Sieber A Mixed Language Fault Simulation of VHDL and SystemC. [Citation Graph (0, 0)][DBLP] › php › sear...

Optimizing Fault Tolerance for Multi-Processor System-on-Chip

www.diva-portal.org

2010 (English)In: Design and Test Technology for Dependable Systems-on-chip / [ed] Raimund Ubar, Jaan Raik, Heinrich Theodor Vierhaus, ...

Microprocessors and Microsystems | Dependability and Testing of...

www.sciencedirect.com

Silvio Misera, Heinrich Theodor Vierhaus, André Sieber. Pages : Download PDF. Article preview. select article Embedded fault diagnosis in digital ...

Synchronization Fault Cryptanalysis for Breaking A5/1

link.springer.com

von M Gomułkiewicz · · Zitiert von: 12 — Marcin Gomułkiewicz & Mirosław Kutyłowski. Brandenburg University of Technology, Cottbus. Heinrich Theodor Vierhaus. Lublin University of Technology,. › chapter

2015 NASA/ESA Conference on Adaptive Hardware and ...

researchr.org

1-7 [doi] · Redundancy evaluation process of processor components for permanent fault compensationTobias Koal, Heinrich Theodor Vierhaus. › ahs-2015

Synchronization Fault Cryptanalysis for Breaking A5/1 | SpringerLink

link.springer.com

A5/1 pseudo-random bit generator, known from GSM networks, potentially might be used for different purposes, such as secret hiding during cryptographic...

Jaan Raik's Home Page | Test, verification and fault tolerant ...

jaanraik.wordpress.com

— Heinrich Theodor Vierhaus, Brandenburg University of Technology, Germany. He was my 8th PhD student to defend.

Synchronization Fault Cryptanalysis for Breaking A5/1. Appendix

mat.pol.lublin.pl

Synchronization Fault Cryptanalysis for Breaking A5/1. Appendix. Marcin Gomułkiewicz, Mirosław Kutyłowski, Heinrich Theodor Vierhaus and Paweł Wlaź ... › ...

edaWorkshop08 - Posterausstellung | edacentrum

www.edacentrum.de

Beiträge die vom Programmkomitee als Poster akzeptiert wurden: ; Fault Diagnosis in Logic Circuits Exploiting Regularity, Heinrich Theodor Vierhaus (BTU Cottbus). › ... › Historie › 2008

[IEEE IEEE 15th International Symposium on Design ...

vdocuments.mx

— ... Diagnosis of Permanent Faults in Simple RISC Cores Mario SchÃ¶lzel, Tobias Koal, Heinrich Theodor Vierhaus Computer Engineering… › ...

[ecoop-info] [dsd2009-l] Call for Participation Digital System Design...

web.satd.uma.es

Reliability Estimation Process T. Koal, Daniel Scheit, and Heinrich Theodor Vierhaus 6. Time-Varying Network Fault Model for the Design of Dependable Networked Embedded

Alle Infos zum Namen "Theodor Vierhaus"

Verwandte Suchanfragen zu Theodor Vierhaus

Petr Pfeifer
Silvio Misera
René Kothe

Christian Galke
Tobias Koal
Markus Ulbricht

Mario Schölzel
Rudolf Vierhaus
Marc Vierhaus

Personen
Vorname "Theodor" (5253)
Name "Vierhaus" (163)

sortiert nach Relevanz / Datum

Erweiterte Suche

Person-Suchen: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Theodor Vierhaus und Fault Person-Info