Yunqing Ye und Verilog - Info zur Person

(1 - 7 von 7

)

A Review on Pipelined integer DCT architecture for HEVC

oaji.net

von MRR Bendale — Yunqing Ye and Shuying Cheng [3] Implement 2D-DCT Based on FPGA with Verilog HDL Discrete Cosine Transform is widely used in image compression. › pdf

Volume 11, Issue 2, February Impact Factor:

www.ijirset.com

Yunqing Ye and Shuying Cheng [2020] Implement 2D-DCT Based on FPGA with Verilog HDL Discrete Cosine. Transform is( widely used in image compression. › february › 25_An_NC

Implementation of 2D-DCT Based on FPGA with Verilog HDL

link.springer.com

von Y Ye · · Zitiert von: 7 — Yunqing Ye &; Shuying Cheng. Conference paper Accesses. 1 Citations. Part of the Lecture Notes in Electrical Engineering book series (LNEE,volume 97) ... › chapter

Implementation of 2D-DCT Based on FPGA with Verilog HDL | SpringerLink

link.springer.com

Yunqing Ye and Shuying Cheng*. School of Physics and Information Engineering, and. Institute of Micro-Nano Devices & Solar Cells, Fuzhou University,.

Design and Implementation of Lempel-Ziv Data Compression ...

oa.mg

Yunqing Ye, Shuying Cheng. Discrete cosine transform. Verilog. Field-programmable gate array · DOI: _93. › ijca

Implementation of 2D-DCT Based on FPGA with Verilog HDL

www.springerprofessional.de

Authors: Yunqing Ye, Shuying Cheng. Published in: Electronics and Signal Processing. Publisher: Springer Berlin Heidelberg. Login to get access. › ...

Implementation of 2D-DCT Based on FPGA with Verilog HDL

www.infona.pl

Yunqing Ye. Fuzhou University, School of Physics and Information Engineering, and Institute of Micro-Nano Devices & Solar Cells, Fuzhou, China ...

Alle Infos zum Namen "Yunqing Ye"

Verwandte Suchanfragen zu Yunqing Ye

Personen
Vorname "Yunqing" (3)
Name

sortiert nach Relevanz / Datum

Erweiterte Suche

Person-Suchen: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Yunqing Ye und Verilog Person-Info